

# LDL06E12A

LDLABO

2006年5月13日

## 1 論理譜

```
logicname LDL06E12A

procedure MEMORY
input  RESET;
input  CS;
input  WP;
input  DATAIN[4];
output DATAOUT[4];

bitr memory[4];

    DATAOUT=memory;

    if (RESET)
        memory=0;
    else
        if (WP)
            if (CS)
                memory=DATAIN;
            else
                memory=memory;
            endif
        else
            memory=memory;
        endif
    endif
endp

entity main
input RESET;
input ADDA[3];
input ADDB[3];
input ADDC[3];
input DATAIN[4];
input WP;
output DATABOOUT[4];
output DATACOUT[4];

bitn memory0[4];
bitn memory1[4];
bitn memory2[4];
bitn memory3[4];
bitn memory4[4];
bitn memory5[4];

bitn memory6[4];
bitn memory7[4];
bitn ADDA0p;
bitn ADDA1p;
bitn ADDA2p;
bitn ADDA3p;
bitn ADDA4p;
bitn ADDA5p;
bitn ADDA6p;
bitn ADDA7p;

switch(ADDB)
case 0: DATABOOUT=memory0;
case 1: DATABOOUT=memory1;
case 2: DATABOOUT=memory2;
case 3: DATABOOUT=memory3;
case 4: DATABOOUT=memory4;
case 5: DATABOOUT=memory5;
case 6: DATABOOUT=memory6;
case 7: DATABOOUT=memory7;
endswitch

switch(ADDC)
case 0: DATACOUT=memory0;
case 1: DATACOUT=memory1;
case 2: DATACOUT=memory2;
case 3: DATACOUT=memory3;
case 4: DATACOUT=memory4;
case 5: DATACOUT=memory5;
case 6: DATACOUT=memory6;
case 7: DATACOUT=memory7;
endswitch

memory0=MEMORY(RESET, ADDA0p, WP, DATAIN);
memory1=MEMORY(RESET, ADDA1p, WP, DATAIN);
memory2=MEMORY(RESET, ADDA2p, WP, DATAIN);
memory3=MEMORY(RESET, ADDA3p, WP, DATAIN);
memory4=MEMORY(RESET, ADDA4p, WP, DATAIN);
memory5=MEMORY(RESET, ADDA5p, WP, DATAIN);
memory6=MEMORY(RESET, ADDA6p, WP, DATAIN);
memory7=MEMORY(RESET, ADDA7p, WP, DATAIN);

switch(ADDA)
case 0: ADDA0p=1;
```

