

# LDL06E14A

LDLABO

2006年5月15日

## 1 論理譜

```
logicname LDL06E14A

procedure MEMORY
input  RESET;
input  CS;
input  WP;
input  DATAIN[4];
output DATAOUT[4];

bitr memory[4];

    DATAOUT=memory;

    if (RESET)
        memory=0;
    else
        if (WP)
            if (CS)
                memory=DATAIN;
            else
                memory=memory;
            endif
        else
            memory=memory;
        endif
    endif
endp

entity main
input RESET;
input ADDA[3];
input ADDB[3];
input DATAIN[4];
input WP;
output DATAAOUT[4];
output DATABOUT[4];

bitn memory0[4];
bitn memory1[4];
bitn memory2[4];
bitn memory3[4];
bitn memory4[4];
bitn memory5[4];
bitn memory6[4];

bitn memory7[4];
bitn count0p;
bitn count1p;
bitn count2p;
bitn count3p;
bitn count4p;
bitn count5p;
bitn count6p;
bitn count7p;
bitr count[4];
bitr wp[2];

switch(ADDA)
    case 0: DATAAOUT=memory0;
    case 1: DATAAOUT=memory1;
    case 2: DATAAOUT=memory2;
    case 3: DATAAOUT=memory3;
    case 4: DATAAOUT=memory4;
    case 5: DATAAOUT=memory5;
    case 6: DATAAOUT=memory6;
    case 7: DATAAOUT=memory7;
endswitch

switch(ADDB)
    case 0: DATABOUT=memory0;
    case 1: DATABOUT=memory1;
    case 2: DATABOUT=memory2;
    case 3: DATABOUT=memory3;
    case 4: DATABOUT=memory4;
    case 5: DATABOUT=memory5;
    case 6: DATABOUT=memory6;
    case 7: DATABOUT=memory7;
endswitch

memory0=MEMORY(RESET, count0p, wp.0, DATAIN);
memory1=MEMORY(RESET, count1p, wp.0, DATAIN);
memory2=MEMORY(RESET, count2p, wp.0, DATAIN);
memory3=MEMORY(RESET, count3p, wp.0, DATAIN);
memory4=MEMORY(RESET, count4p, wp.0, DATAIN);
memory5=MEMORY(RESET, count5p, wp.0, DATAIN);
memory6=MEMORY(RESET, count6p, wp.0, DATAIN);
memory7=MEMORY(RESET, count7p, wp.0, DATAIN);

switch(count)
```

```

        case 0: count0p=1;
        case 1: count1p=1;
        case 2: count2p=1;
        case 3: count3p=1;
        case 4: count4p=1;
        case 5: count5p=1;
        case 6: count6p=1;
        case 7: count7p=1;
    endswitch

    if (RESET)
        count=0;
    else
        if (wp.0)
            if (count>7)
                count=count;
            else
                count=count+1;
            endif
        else
            count=count;
        endif
    endif

    if (RESET)
        wp=0;
    else
        switch(wp)
            case 0:
                if (WP) wp=1; endif
            case 1:
                if (WP) wp=2; else wp=0; endif
            default:
                if (WP) wp=wp; else wp=0; endif
        endswitch
    endif

    ende

    entity sim
    output RESET;
    output ADDA[3];
    output ADDB[3];
    output DATAIN[4];
    output WP;

    output DATAAOUT[4];
    output DATABOUT[4];

    bitr tc[8];

    part main(RESET,ADDA,ADDB,DATAIN,WP
              ,DATAAOUT,DATABOUT)

    tc=tc+1;

    if (tc<5) RESET=1; endif

    switch(tc)
        case 10: DATAIN=10; WP=1;
        case 11: DATAIN=10; WP=0;
        case 12: DATAIN=11; WP=1;
        case 13: DATAIN=11; WP=0;
        case 14: DATAIN=12; WP=1;
        case 15: DATAIN=12; WP=0;
        case 16: DATAIN=14; WP=1;
        case 17: DATAIN=14; WP=0;
        case 18: DATAIN=15; WP=1;
        case 19: DATAIN=15; WP=0;
        case 20: DATAIN=9; WP=1;
        case 21: DATAIN=9; WP=0;
        case 22: DATAIN=8; WP=1;
        case 23: DATAIN=8; WP=0;
        case 24: DATAIN=7; WP=1;
        case 25: DATAIN=7; WP=0;
        case 26: DATAIN=6; WP=1;
        case 27: DATAIN=6; WP=0;
        case 30: ADDB=1; ADDA=7;
        case 31: ADDB=2; ADDA=6;
        case 32: ADDB=3; ADDA=5;
        case 33: ADDB=4; ADDA=4;
        case 34: ADDB=5; ADDA=3;
        case 35: ADDB=6; ADDA=2;
        case 36: ADDB=7; ADDA=1;
    endswitch

    ende

    endlogic

```

## 2 動作

図 1 動作

